Xilinx / Xilinx/Embedded-Design-Tutorials
Hello World UART output garbled on Alveo U25
Nobody has claimed this yet.
- Dominant language
- No language data
- Stars
- 172
- Forks
- 70
- Avg merge
- 9m
- Merged PRs (30d)
- 1
Description
Following the Zynq UltraScale+ MPSoC Embedded Design Tutorial, I built and deployed the Hello World application on the Alveo U25. The board boots via JTAG, and the application builds successfully in Vitis, but when running it, the UART output appears completely garbled despite trying different baud rates. Any idea how to see the output ? The same issue happens with PetaLinux.
Contributor guide
No contributing guide indexed for this repository
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Research direction
Start by checking the UART configuration used by the Vitis Hello World application and the PetaLinux deployment, including the selected baud rate. The issue is resolved when the application output is readable on the Alveo U25 over UART.
Written by the indexing model from the issue text.
Assessment
- Tech stack
- linux
- Domain
- embedded-iot
- Issue type
- Bug
- Difficulty
- 4/5
- Estimated time
- 3-5 days
- Activity status
- Stale
- Clarity
- Needs clarification
- Newbie friendliness
- 25/100