The-OpenROAD-Project / The-OpenROAD-Project/OpenROAD
CTS only builds the clock tree of the *current* mode
Open
@arthurjolo is already working on this.
Since Sep 2, 2026.
cts
- Dominant language
- Verilog
- Stars
- 3.1k
- Forks
- 1k
- Avg merge
- 2d 23h
- Merged PRs (30d)
- 136
Description
Describe the bug
clock_tree_synthesis discovers clock roots from the SDC of sta's current mode
only. In a multi-mode design the clock ports that belong to the other modes are
left completely unbuffered, and latency balancing never sees the imbalance those
modes contain.
Expected Behavior
Support for multi-mode CTS
Environment
153b1801a09b00a8be85157cf6f67cdb914e26ae
To Reproduce
openroad -no_init -exit multi_mode_cts.tcl
Relevant log output
Screenshots
No response
Additional Context
No response
Contributor guide
First steps
- Read the whole issue, then the project's contributing guide.
- Comment on the issue to say you are picking it up — it saves two people doing the same work.
- Fork the repository and make your change on a branch.
- Open a pull request that references the issue number.
Assessment
This issue has not been assessed yet.