DynamoRIO / DynamoRIO/dynamorio

Add drcachesim option to use recorded cache line size

Open
#4,448 0 comments 0 reactions 0 assignees View on GitHub
Dominant language
C
Stars
3.2k
Forks
629
Avg merge
2d 15h
Merged PRs (30d)
31

Description

PR #4444 added target processor cache line size to the traces. We should add an option to drcachesim to use this recorded cache line size for simulation

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.