DynamoRIO / DynamoRIO/dynamorio

optimize redundant spills and restores in ARM mangling

Open
#1,629 1 comment 0 reactions 0 assignees View on GitHub
OpSys-ARM Performance Type-Feature
Dominant language
C
Stars
3.2k
Forks
629
Avg merge
2d 15h
Merged PRs (30d)
31

Description

DR's ARM mangling is much more frequent than x86 due to the stolen register and the user-visible PC register. Thus core DR now has a need for instrumentation optimization. We could consider sharing parts of drreg, or using simple post-mangling passes. This case covers implementing some approach to reduce redundant spills and restores, at least. Xref #511.

Contributor guide

Open the contributing guide

Assessment

This issue has not been assessed yet.

Get new issues in your inbox

A short digest of beginner-friendly GitHub issues.