32-bit riscv port
Open
enhancement
uncertain scope
user experience
- Dominant language
- Standard ML
- Stars
- 1.2k
- Forks
- 104
- Avg merge
- 2d 21h
- Merged PRs (30d)
- 16
Description
32-bit riscv (riscv32) implementations are fairly popular with amateurs and have some potential relevance in embedded computers, but our current "riscv" target only supports 64-bits. I have zero interest in copying the current 940kB riscv target into the 32-bit compiler, but after #755 becomes a reality I would like to look into the feasibility of sharing a single encoder between bitwidths (which would make little sense for arm or x86).
Contributor guide
No contributing guide indexed for this repository
Assessment
This issue has not been assessed yet.